Fourth Semester B. E. (Comp. Tech.) (Credit Base System) Examination

ADVANCED MICROPROCESSOR AND INTERFACING

Paper - III

				,	7.9				
Time	:	Three	Hours]			 Max.	Marks	:	80

- N. B.: (1) All questions carry marks as indicated.
 - (2) Due credit will be given to neatness and adequate dimensions.
 - (3) Assume suitable data wherever necessary.
 - (4) Illustrate your answers wherever necessary with the help of neat sketches.
- 1. (a) Explain the operations carried out by BIU of 8086.
 - (b) Map 32 KB ROM and 32 KB RAM with 8086 μp, IC's available are 16 KB ROM and 8 KB RAM, using technique of mapping without fold.
 7

OR

- (a) Explain the advantages of segmentation of memory in 8086 μp.
 - (b) Write 8086 ALP to scan a constant ODH in a block using string instruction, the length of the block is at 2000: 2240 H, the block starts at 3000: 2240H, place 00 H at 2000: 2230 H if constant is found otherwise set memory location 2000: 2230 H to all ones.

Contd.

1		
3.	(a)	Interface 8 ON OFF switches with 8086 µp using 74244 (Buffer).
	(b)	Interface four seven segment display with 8086 µp using 8255, segment driver, digit driver. Explain the technique of multiplexing.
×	4	OR
4.	(a)	Interface 8 LED's using 8255 with 8086 µp, write 8086 ALP to ON OFF LED with a delay. 7
	(b)	Write 8086 ALP to generate a square wave form of 1 KHz using timer 8253, when PCLK 2.5 MHz is available, show the interfacing with 8086 µp.
5.	(a)	Explain the initialisation of 8259 if port addresses are FOH and F2H for the following:
0		(i) IRs accepted +ve edged trigerred.
		(ii) Slave is connected to IR4 input of master.
	*	(iii) $n = 32 d$, for master and $n = 64 d$ for slave
	•	(iv) Select SFNM for master. 7
,	(b)	Using 8259 it is required to interrupt 8086 by 15 I/O devices, design a circuit, with suitable port addresses.
16	. "	OR
6.	(a)	Explain the mode select command byte and control select command byte for 8251.

SRK/KW/14-7008

Contd.

	(b)	Write 8086, ALP to send a message "FOURTH SEM" serially with 9600 Baud rate if frequency of 153.6 KHz is available with one stop bit, no parity error and 8 bit character using status check technique.
•		
7.	(a)	State the difference between min. and maximum mode of 8086 µp.
	(b)	Draw and explain the architecture of 8087 NDP.
•	*	OR
8.	(a)	Interface 8 × 8 keyboard matrix and 8, seven segment displays with 8086 µp using 8279.
epres - a	(b)	Explain the BAR, CAR, BTR, CTR AR- Address register TR-Terminal count register, also explain the REQ, HLDA pins of 8237 PDMAC.
9.	(a)	Explain how the internal banks of 8051 are selected, state the bit accessible register, and GPR space of RAM, State the instructions to access the GPR.
	(b)	Write 8051 ALP to find the no. of negative data bytes in a block. The length of block is at 40 H, The block starts at 414, place the no. of negative data bytes at 30 H.
		OR
10. 1	Expla	in in detail internal architecture of 8051 µp 13

SRK/KW/14-7008

9.

Contd.

www.solveout.in

11. (a) Explain pipelining in a Pentium process	ior: 7
(b) Explain floating point unit of Pentium.	
OR	
12. (a) Draw and explain IDT descriptor of processor.	of Pentium 7
(b) What is protection provided in Pentium	processor ?