

- b) Draw the table showing the content of the instruction pipeline when following program is executed. Explain. **7**
ZAP
BD PGM 1250 h
ADD *
SACL * +
MAC 4500 h, 25 h
PGM1250 h: LACC * +

OR

6. a) Draw block diagram of DSP starter kit C5XDSK. What are the addresses of the program memory address space and data memory address space in the DSP starter kit where user programs and data may be stored ? **8**

- b) Mention few applications of each of the families of TI DSPs. **5**

7. a) Explain data addressing modes of TMS320C54X processor. **8**

- b) Explain program control unit of TMS320C54X. **5**

OR

8. a) Explain how interrupts are handled in TMS320C54X P DS P ? **6**

- b) Draw and explain central processing unit of C54X in detail. **7**

9. a) List the features of TMS320C6X processor. **7**

- b) Give the brief introduction of Motorola DSP563XX processor. **7**

OR

10. a) Compare the features of C5X, C54X, and C6X in detail. **8**

- b) Write steps for creating new project and building Assembly language code in CCS. **6**

11. a) Explain filtering of long data sequence using overlap save method. **3**

- b) Find the output $y(n)$ of a filter whose impulse response is $h(n) = \{9, 10\}$ and input signal $x(n) = \{1, 2, 3, 4, 5, 6, 7, 8\}$ Using overlap add method. **10**

OR

12. a) Input sequence of 75 elements is to be convolved with an impulse response of a filter with 45 elements using FFT and IFFT. Determine total number of complex multiplications and additions needed to implement the convolution. The computation is to be implemented on a fixed point signal processor that takes 10 ns to do a real integer multiplication. Determine the computation time for complex multiplications involved. **8**

- b) Explain digital decimation filter implementation for decimation factor = 2 using 3-tap FIR filter. **5**
