## B.E.Eighth Semester (Electronics & Telecommunication / Electronics & Communication Engineering) (C.B.S.)

## **Elective - III : CMOS VLSI Design**



3.

Time: Three Hours



NKT/KS/17/7570

Max. Marks: 80

Notes: All questions carry marks as indicated. 1.

- Solve Question 1 OR Questions No. 2. 2.
- Solve Ouestion 3 OR Ouestions No. 4. 3.
- 4. Solve Question 5 OR Questions No. 6.
- Solve Question 7 OR Questions No. 8. 5.
- Solve Question 9 OR Questions No. 10.
- 7. Solve Question 11 OR Questions No. 12.
- 8. Assume suitable data whenever necessary.
- 9. Illustrate your answers whenever necessary with the help of neat sketches.
- 10. Use of non programmable calculator is permitted.
- Explain the operation of PMOS enhancement transistor. a)

- 7
- Derive the basic DC equations of MOS transistor in three regions of operation. b)

OR

- Calculate the native threshold voltage for a n transistor at 300°K for a process with a Si 2. a) substrate with NA =  $18 \times 10^{16}$  /cm<sup>3</sup>, a SiO<sub>2</sub> gate oxide thickness 200 A°. (Assume  $\phi_{ms} = -0.9 \, \text{V}, \, Q_{fc} = 0 \, )$

7

- Explain small signal model for a MOS transistor and find the expression for g<sub>m</sub> and g<sub>ds</sub> in linear and saturation region.
- 14

8

Explain the five regions of operation of CMOS inverter DC transfer characteristics. Hence derive the expressions for the same.

OR

- Consider a CMOS inverter circuit with the following parameters. a)  $V_{DD} = 3.3\,V, \; V_{to,n} = 0.6\,V, \; V_{to,p} = -0.7\,V \;, \; k_n = 200\,\mu\text{A}/\,v^2 \; \text{and} \; k_p = 80\,\mu\text{A}/\,v^2 \;.$

Calculate the noise margins of the circuit. The CMOS inverter being considered here has  $KR = 2.5 \text{ and } V_{to,n} \neq |V_{to,p}|.$ 

Design 4:1 multiplexer using transmission gates.

- Implement the following functions using CMOS logic gates -
  - $Z = \overline{(A \cdot B) + (C \cdot D)}$
- Z = ABCDii)

 $Z = \overline{ABC + D}$ iii)

 $Z = \overline{A}B + A\overline{B}$ iv)

| 6.  | a) | Explain the operation of a CMOS positive edge triggered D Flip Flop with a neat diagram.   | 7        |
|-----|----|--|----------|
|     | b) | Design Ex-OR gate using CMOS logic gates.  | 6        |
| 7.  | a) | Derive the expression for static, dynamic and short circuit power dissipation and hence total power dissipation.                           | 9        |
|     | b) | Explain capacitance estimation of MOS device indicating accumulation, depletion and inversion region.  OR                                  | 5        |
| 8.  | a) | Explain switching characteristics of CMOS inverter and hence derive expression for rise time, fall time and delay time of a CMOS inverter. | 9        |
| 6   | b) | Write a short note on charge sharing.  | 5        |
| 9.  | a) | Explain Latch up in CMOS. How it is avoided.   | 6        |
|     | b) | Draw stick diagram of - i) CMOS inverter - ii) Two input NOR gate.  OR   | 7        |
| 10. |    | Write short notes on any three.  | 13       |
|     |    | <ul><li>i) Domino Logic</li><li>ii) Clocking strategies.</li><li>iii) Transistor sizing.</li></ul>   | VI THINK |
|     |    | iv) Fan in and Fan out.  |          |
| 11. | a) | State and explain different types of faults.   | 7        |
|     | b) | What is DFT ? Explain in detail.  OR   | 6        |
| 12. |    | Write short notes on any two.  | 13       |
|     |    | a) BIST  |          |
|     |    | b) Boundary scan technique.  | 5)       |
| 1/2 | DC | c) JTAG  | 0        |