8.	(a)	Explain all directory based protocols used for cache			NTK/KW/15/7576	
		coherence. 9				
	(b)	Explain in brief the following terms for interconnection	Faculty of Engineering & Technology Seventh Semester B.E. (C.S.E.) (C.B.S.) Examination ELECTIVE-I: ADVANCED COMPUTER ARCHITECTURE			
		networks				
		(i) Node degree				
		(ii) Bisection width				
		(iii) Network Latency				
		(iv) Bandwidth	Time—Th	ree Hours]	[Maximum Marks—80	
		(v) Diameter of a Network. 5	• •	INSTRUCTIONS TO	CANDIDATES	
	(a)	Explain various vector instructions that can be executed	(1)	All questions carry	montes as indicated	
		on a vector processor. 8	(1)	1		
	(b)	What are dataflow architectures ? 5	(2)		1 OR Questions No. 2.	
		OR	(3)		3 OR Questions No. 4.	
10.	(a)	What are the principles followed for vector processing?	(4)		5 OR Questions No. 6.	
		6	(5)		7 OR Questions No. 8.	
	(b)	Explain Scalable multithreaded organization. 7	$\begin{array}{c} (6) \\ (7) \end{array}$	~	9 OR Questions No. 10.	
11.	(a)	How compilation technique will help parallel	(7)	_	11 OR Questions No. 12.	
		programming ?	(8)	•	ers wherever necessary with	
	(b)	Explain the role of dependence analysis in parallel	(0)	the help of neat ske		
		programming. 6	(9)	Use of non-program	mable calculator is permitted.	
		OR	1 (a) 3	With neet diagrams	avaloin the architectures of	
12.	(a)	What are different parallel language constructs		processors proposed b	explain the architectures of by Flynn. 8	
12.	(/	available ?			oultiprocessors are categorized?	
	<i>a</i> >			now shared memory m	unuprocessors are categorized?	
	(b)	Write a short note on code optimization and		OR	3	
		scheduling. 6		3		
MVN	<b>Л</b> —47	661 4 2050	MVM—4766	51 1	Contd.	

2.	(a)	Explain different types of dependencies and draw
		dependence graph for the following set of segments:

$$S 1 : C = D * E$$

$$S 2 : M = G + C$$

$$S 3 : A = B + C$$

$$S 4 : C = L + M$$

$$S 5 : F = G + E$$

What are different grain sizes?

(b) What are the advantages of grain packing? 4

9

9

- 3. (a) Explain Amdahl's law for operation speed up in a processor. 5
  - (b) The main memory of a computer is organized as 64 blocks, with a block size of 8 words. When cache has 8 blocks frames.

Show the mapping from main memory to cache memory according to the following techniques with calculation of no. of bits for address field.

- (i) Direct mapping
- (ii) 2 way set associative
- (iii) Fully associative.

## OR

- 4. (a) Explain typical architecture of a vector processor with neat sketch. 5
  - (b) Explain following properties of cache memory.
    - (i) Inclusion
    - (ii) Coherence
    - (iii) Locality of reference.

(b) Consider the following reservation table for a 3 stage pipelined processor and answer the following:

processor.

(a) Explain synchronous and asynchronous linear pipeline

	1	2	3	4	5	6	
S1	X					X	
S2		X		X			
<b>S</b> 3			X	X			

- (i) What are forbidden latencies?
- (ii) What is collision vector?
- (iii) Draw state transition diagram.
- (iv) List all simple cycles and greedy cycles.
- (v) What is MAL?

## OR

6. (a) Explain execution of following instructions on a 7 stage pipeline. How many cycles will be required for execution?

$$X = Y + Z$$
 and  $A = B * C$ .

- (b) Write a note on super scalar and super pipeline design. 5
- 7. (a) What do you mean by static and dynamic interconnection networks. List the various ways to design the inter-connection Networks.
  - (b) List the protocols used for cache coherence and explain snoopy bus protocol.

OR

10