## B.E. (Electronics Engineering / Electronics & Telecommunication / Electronics & Communication Engineering) Seventh Semester (C.B.S.)

## **DSP Processor & Architecture**

P. Pages: 2 Time: Three Hours			TKN/KS/16/7530/7538  * 0 8 8 3 *  Max. Marks : 86					
0	Note	s: 1. 2. 3. 4. 5. 6. 7. 8. 9.	All questions carry m Solve Question 1 OR Solve Question 3 OR Solve Question 5 OR Solve Question 7 OR Solve Question 9 OR Solve Question 11 Of Due credit will be giv Assume suitable data Illustrate your answer	Questions No. Questions No. Questions No. Questions No. Questions No. Questions No. R Questions Noven to neatness whenever necessary	2. 4. 6. 8. 10. 5. 12. and adequate dinessary.		etches.	
).\	a)	_	uish between single Ac 3320CSX processor. E					7
	b)	process	what is meant by inst a task. The same task ine speedup ratio of pi	can be performed to can be peline for 1000	med in 4 segmer			7
2.	a)	Draw ba	asic block diagram of ation.	MAC unit used	in PDSPs. Expl	ain how it is us	sed to perform	6
	b)	Describ	e the circular addressi	ng mode with e	xample.			4
	c)	the num	range of numbers that abers are treated as. gned integers	can be represe	nted in a fixed po	. 6	ng 16 bits, if	4
3.	a)	What is	status register ? List b	oits of STO of 5	X and their funct	tions.	0)	4
	b)	Explain direct addressing mode of C5X. Explain execution of instruction ADDC 20h with address generation process if content of DP=06 h and content of data memory location 0320h to 032f h are 20h. Take content of ACC as 30 h.  OR						
4.	a)	Explain	bus structure of TMS					7
TE	b)	be 0. Find i) LA	content of ARP, AR2 s of data memory loca nd the value of ACC aACC *,0	tion 1240 h-120	60 h be filled wit	th the data 234	15 h. Let SXM	6
5.	a)	Explain	any three of the follow	wing instruction	as.		(U/S)	6
		<i>'</i>	ACD JB#2345 h, 1	ii) iv)	ADD*,1 BD PGM 1250	) h		

1	b)	Draw the table showing the content of the instruction pipeline when following program is executed. Explain.  ZAP	7
		BD PGM 1250 h	
		ADD* SACL*+	
		MAC 4500 h, 25 h	
		PGM1250 h: LACC *+	
6.	a)	Draw block diagram of DSP starter kit C5XDSK. What are the addresses of the program memory address space and data memory address space in the DSP starter kit where user programs and data may be stored?	8
	b)	Mention few applications of each of the families of TI DSPs.	5
7.	a)	Explain data addressing modes of TMS320C54X processor.	8
16	b)	Explain program control unit of TMS320C54X.	5
		OR	
8.	a)	Explain how interrupts are handled in TMS320C54X P DS P?	6
	b)	Draw and explain central processing unit of C54X in detail.	7
9.	a)	List the features of TMS320C6X processor.	7
	b)	Give the brief introduction of Motorola DSP563XX processor.	7
		OR	
10.	a)	Compare the features of C5X, C54X, and C6X in detail.	8
	b)	Write steps for creating new project and building Assembly language code in CCS.	6
11.	a)	Explain filtering of long data sequence using overlap save method.	3
	b)	1 1 1	10
		$x (n) = \{1, 2, 3, 4, 5, 6, 7, 8\}$ Using overlap add method.	
		OR	
12.	a)	Input sequence of 75 elements is to be convolved with an impulse response of a filter with 45 elements using FFT and IFFT. Determine total number of complex multiplications and	8
		additions needed to implement the convolution. The computation is to be implemented on	
		a fixed point signal processor that takes 10 ns to do a real integer multiplication. Determine the computation time for complex multiplications involved.	5
TE	Ы	Explain digital decimation filter implementation for decimation factor = 2 using 3-tap FIR	5
15	b)	filter.	3

\*\*\*\*\*\*