P. Pages: 2<br>Time : Three Hours



Max. Marks : 80

Notes: 1. All questions carry marks as indicated.
2. Solve Question 1 OR Questions No. 2.
3. Solve Question 3 OR Questions No. 4.
4. Solve Question 5 OR Questions No. 6.
5. Solve Question 7 OR Questions No. 8.
6. Solve Question 9 OR Questions No. 10.
7. Solve Question 11 OR Questions No. 12.
8. Due credit will be given to neatness and adequate dimensions.
9. Assume suitable data whenever necessary.
10. Illustrate your answers whenever necessary with the help of neat sketches.
11. Use of non programmable calculator is permitted.

1. a) Explain in detail the working of a two $\mathrm{i} / \mathrm{p}$ TTL Nand gate with totem pole output.
b) Minimise the following function \& implement it using two $\mathrm{i} / \mathrm{p}$ NAND gates. Use k-map

$$
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(0,13,14,15)+\Sigma \mathrm{d}(1,2,3,9,10,11)
$$

## OR

2. a) Implement the following Boolean function using 8:1 MUX

$$
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(2,4,6,7,9,10,11,12,15)
$$

b) Design 1:16 Demux using 1:2 De-mux.
3. a) Explain working of Positive level triggered S-R flip flop using NAND gate.
b) Write short notes on ROM, EPROM \& EEPROM.

## OR

4. a) Convert :
i) S-R flip flop to J-K flipflop.
ii) S-R flipflop into D type flipflop.
b) Explain the working of master slave J-K flipflop \& Explain how race around condition can be eliminated.
5. a) Draw the circuit diagram of 4-bit ripple counter (asynchronous counter) using 'T' flipflop. Explain the working of the same with suitable timing diagram.
b) Design full adder using two half adders.
6. a) Explain in detail Arithmetic logical unit with neat diagram.
b) Differentiate synchronous \& Asynchronous counters.
7. a) Draw the block diagram of OP.Amp \& Explain the function of each block.
b) What is differentiator? What are its limitations? How they are overcome in practical differentiator?

## OR

8. a) Derive an expression for Gain of inverting \& non inverting OP-Amp.
b) Design the circuit to implement the equation $\mathrm{V}_{0}=3 \mathrm{~V}_{1}-2 \mathrm{~V}_{2}+2 \mathrm{~V}_{3}+2 \mathrm{~V}_{4}$. Assume $\mathrm{R}_{\mathrm{F}}=100 \mathrm{k} \Omega$.
9. a) Explain the circuit of positive clipper \& negative clipper.
b) Draw \& explain the circuit diagram of precision full wave rectifier.

## OR

10. a) Design a second order low pass fitter at cut-off frequency of 1.2 kHz (Assume $\mathrm{C}_{1}=\mathrm{C}_{2}=0.1 \mu \mathrm{f}$ )
b) Explain Schmitt trigger using OP-Amp.
11. a) Draw the internal block diagram of IC555 \& explain its working.
b) Write short notes on $78 \mathrm{xx} \& 79 \mathrm{xx}$.

## OR

12. a) Design a square wave generator using IC555 having output frequency of 10 kHz \& duty cycle of $60 \%$. Assume $\mathrm{C}=0.01 \mu \mathrm{f}$.
b) Write short notes on IC723 Voltage Regulator.
