## B.E. Third Semester (Computer Technology) (C.B.S.)

## **Computer Architecture & Organization**

P. Pages: 3 NKT/KS/17/7236 Time: Three Hours Max. Marks: 80 Notes: 1. All questions carry marks as indicated. Solve Question 1 OR Questions No. 2. 2. 3. Solve Question 3 OR Questions No. 4. Solve Question 5 OR Questions No. 6. 4. Solve Ouestion 7 OR Ouestions No. 8. 5. 6. Solve Question 9 OR Questions No. 10. 7. Solve Question 11 OR Questions No. 12. 8. Due credit will be given to neatness and adequate dimensions. What are big endian and little endian technique? Give example of each. Write a program that can evaluate the expression A x B + C x D in a single accumulator processor. Assume that the processor has load, store, multiply and add instructions and that all values fit in the accumulator. c) Explain how instruction sequencing is done in a CPU while executing a program. 4 OR Convert the following pairs of decimal numbers to 5 - bit, signed, 2's complement, binary 2. a) numbers and add them. State whether or not overflow occurs in each case. 5 and 10 i) ii) 7 and 13 iii) -14 and 11 iv) -5 and 7 v) -3 and -8 vi) -10 and -13 What are subroutine? Explain the execution sequence of nested subroutine. b) **3.** a) Write down the control sequence for fetching a word from memory using single bus organization. Explain 3 - address, 2 - address, 1 - address, and zero address instruction formats. b) 6 OR Draw and explain instruction formal of IBM 360/370 system. 4. a) 6 Write and explain the control sequence for an unconditional Branch instruction. b) 5. a) Write the sequence of control steps required for the single bus structure for each of the

> i) Add the (immediate) number NUM to register  $R_1$ .

following instruction.

NKT/KS/17/7236

Add the content of memory location NUM to register  $R_1$ . ii)

Add the content of the memory location whose address is of memory location NUM to register R<sub>1</sub>.

Differentiate between the hardwired and microprogrammed control. b) Explain bit - 0 Ring technique. c) OR A system support 1 - address and 2 - address instruction. If the instruction length is 16 bits 5 6. a) and the memory is having 64 words, how many 1 - address instruction exists if there are '4' 2 - address instruction? Define the following terms: 8 b) i) control word control store ii) micro routine microinstruction iv) v) Bit Slice Multiply the following pairs of signed 2's complement numbers using the Booth's and Bit 7. 8 a) - pairing of the multipliers algorithm, assume that A is the multiplicand and B is the multiplier A = 010111 and B = 110110. Perform  $17 \div 3$  integer division by using restoring method. 5 b) OR 8. Consider the floating numbers are represented in 12 bit format, as shown fig. Represent a) + 1.7 and - 0.012 in this format. 12 bits 5 bits 6 bits 1 bits for excess - 15 fractional manstissa sign of number exponent 0 signifies + 1 signifies -Explain the design of fast address? b) 6 Design 4M×32 memory using 512K×8 static memory chip. 9. a) A disk unit has 24 recording surfaces. It has a total of 14,000 cylinders. There is an b) average of 400 sectors per track. Each sector contain 512 bytes of data. What is the maximum number of bytes that can be stored in this unit? What is the data transfer rate in bytes per second of a rotation of speed 7200 rpm? ii) iii) Using a 32 - bit word, suggest a suitable scheme for specifying the disk address, assuming that there are 512 bytes per sector.

10.	a)	A block set - associative cache consist of a total 64 blocks divided into 4 blocks sets. The main memory contains 4096 blocks, each consisting of 128 words.  i) How many bits are there in a main memory address?  ii) How many bits are there in each of the TAG, SFT and WORD field.	5
	b)	What is meaning interleaving? Explain whether speed of execution is improved with its use.	6
	c)	Explain page table.	2
11.	a)	Give features of RISC & CISC processor.	7
	b)	Write and explain the different technique of synchronous data transfers.	7
12.		OR Write short notes on any four.	
0	)_	i) Pipelining.	3
)(0	))	ii) Data Hazards	3
		iii) Peripheral devices	4
		iv) Array processor	4
		v) Vector processor	3
		******	
	$\mathcal{O}_{\mathcal{I}}$	50	E
	(U)		<

