B.E. Fourth Semester (Computer Technology) (C.B.S.) Advanced Microprocessor & Interfacing Paper - III

P. Pa	ges : 2	2	· · · · · · · · · · · · · · · · · · ·	NT/KW/16/7290
Time	: Thre	ee Hours	 	Max. Marks: 80
	Note	: 1.	All questions carry marks as indicated.	
		2.	Solve Question 1 OR Questions No. 2.	
		3.	Solve Question 3 OR Questions No. 4.	
		4.	Solve Question 5 OR Questions No. 6.	
		5.	Solve Question 7 OR Questions No. 8.	
		6.	Solve Question 9 OR Questions No. 10.	
		7.	Solve Question 11 OR Questions No. 12.	
(0)		8.	Due credit will be given to neatness and adequate dimensions.	100
70		9.	Assume suitable data whenever necessary.	TE SO
		10.	Illustrate your answers whenever necessary with the help of neat ske	etches.
1.	a)	Explain	memory segmentation of 8086 along with its advantages.	7
	b)		086 ALP to move string of <u>data words</u> from offset 1234H to offset 56 f string is <u>10</u> .	578H, the 7
			OR	
2.	a)	Explain	physical address formation in 8086 with one example.	7
	b)		e 16 KB RAM and 16 KB ROM to 8086 (minimum mode). Assume addresses.	suitable 7
3.	a)	Interface	e 8 ON/Off switches with 8086 microprocessor.	7
	b)	Draw an	nd explain block diagram of 8253 PIT. OR	6
4.	a)		e DAC with 8086 in minimum mode and write a program to generate m at the output of DAC.	e a triangular 7
	b)	Draw an	nd explain the interfacing of 4x4 matrix keyboard with 8086.	6
5.	a)	Draw an	nd explain block diagram of 8255 PPI.	7
	b)	Explain	internal diagram of 8259 PIC.	~ (6)
15	200	9)	OR	a 150
6.	a)	Explain	all ICW's and OCW's of 8259.	6
	b)	Draw an	nd Explain internal block diagram of 8251 USART.	7

P.T.O

KNT/KW/16/7290

			0) 0
(7.	a)	Draw and explain 8087 NDP architecture. 7
//	V)	b)	Explain 8289 bus arbiter. 7
			OR
	8.	a)	Explain keyboard and display modes of 8279 PKDC. 7
		b)	Interface 8237 PDMAC with 8086.
	9.	a)	Explain the memory organization of 8051. 7
		b)	Explain the PSW of 8051.
			OR
E	10.	a)	Explain the concept of paging. 7
150)(b)	Explain real and protected mode. 6
)	11.	a)	Give differences between CISC and RISC.
		b)	What is Task State Segment (TSS)? How it is addressed?
			OR
	12.	a)	Explain the Pentium architecture. 7
		b)	Explain IDT descriptors.

2		(U)	*****
0			MMM. 028 028
			058
			$(1/2)_{\odot}$
		3 (0	
(1/2	200	9)
1)) <		3 058
4			