- 10. Write short notes on any TWO:
  - (a) Pipelining in VHDL
  - (b) Resource Sharing
  - (c) Power Analysis in FPGA based system.
  - (d) Timing Analysis of Logic Circuits.
- 11. (a) Write a short note on XC4000 series FPGA.
  - (b) Implement the following function using PLA:

$$F1(A, B, C, D) = \Sigma m (0, 1, 4, 5, 9, 10, 11)$$

F2 (A, B, C, D) = 
$$\Sigma$$
 m (0, 1, 2, 3, 4, 5, 8, 9, 10, 11)

$$F3(A, B, C, D) = \Sigma m (4, 5, 6, 7, 8, 9)$$

## OR

12. (a) Write VHDL Code for 4-bit shift left barrel shifter.

7

13

(b) Write a VHDL Code for 4-bit ALU. 7

## NTK/KW/15/7533/7541

## Faculty of Engineering & Technology Seventh Semester B.E. (Electronics Engg.)ET/EC (C.B.S.) Examination ADVANCED DIGITAL SYSTEM DESIGN

Time—Three Hours]

[Maximum Marks—80

## **INSTRUCTIONS TO CANDIDATES**

- (1) All questions carry marks as indicated.
- (2) Solve Question No. 1 OR Questions No. 2.
- (3) Solve Question No. 3 OR Questions No. 4.
- (4) Solve Question No. 5 OR Questions No. 6.
- (5) Solve Question No. 7 OR Questions No. 8.
- (6) Solve Question No. 9 OR Questions No. 10.
- (7) Solve Question No. 11 OR Questions No. 12.
- (8) Due credit will be given to neatness and adequate dimensions.
- (9) Illustrate your answers wherever necessary with the help of neat sketches.

1.	(a)	What are the advantages of VHDL over other conventional programming languages?	5.		What are the different types of subprograms used in VHDL? Explain them in detail.
	(b)	What do you mean by Modelling Styles? What are different modelling styles used in VHDL? Explain.	1		Write a VHDL code for 4-bit ripple carry adder using 'GENERATE' statement. 7
		8			OR
		OR	6.	(a)	Write a test bench for 'Full adder'.
2.	(a)	Explain in detail, with suitable flow chart about the development of digital system with VHDL. 7			Write the structural description of 16:1 MUX using 4:1 MUX using VHDL. 8
	(b)	Write a VHDL code for gate level 4:1 multiplexer.	7.		What is the basic difference between Moore and Mealy Circuit ? 3
3.	(a)	Explain various data types supported by VHDL. 7		(b)	Design a sequence detector to detect the sequence
	(b)	Write short notes on any two:	8.		'111' using Moore machine. Use flip flop. Also write the VHDL code for it. 10
		(i) Architecture			
		(ii) Entity	60		OR
		(iii) Package.	8.	_	gn a fundamental mode sequential circuit with two
		OR			is $x_1$ and $x_2$ and one output Z. The output Z =1 if inputs $x_1$ and $x_2$ are equal to 1, but only if input $x_1$
			]		omes one before input $x_1$ .
4.	(a)	Write a VHDL Code for 3: 8 decoder using CASE statement.		(a)	What is Synthesis in VHDL? Explain synthesis design
	<i>(</i> 1.)				flow in VHDL. 7
	(b)	What are different data objects used in VHDL Explain.		(b)	Write a short note on "Partitioning for synthesis".
	( )	1			6
	(c)	Write a VHDL code for 'Half Adder' using 'IF-Else			
		statement. 3			OR
MVN	<b>Л</b> —47	7630 2 Contd.	MVM	<b>I</b> —476	30 Contd.