## B.E. (Computer Science & Engineering (New)) Third Semester (C.B.S.) **Digital Circuits & Fundamentals of Microprocessors Paper - III**

	Pages : ne : Th	2 ree Hours $* 0 9 2 4 *$	<b>TKN/KS/16/7327</b> Max. Marks : 80
	Not	<ul> <li>es: 1. All questions carry marks as indicated.</li> <li>2. Solve Question 1 OR Questions No. 2.</li> <li>3. Solve Question 3 OR Questions No. 4.</li> <li>4. Solve Question 5 OR Questions No. 6.</li> <li>5. Solve Question 7 OR Questions No. 8.</li> <li>6. Solve Question 9 OR Questions No. 10.</li> <li>7. Solve Question 11 OR Questions No. 12.</li> <li>8. Due credit will be given to neatness and adequate dimensions.</li> <li>9. Assume suitable data whenever necessary.</li> <li>10. Illustrate your answers whenever necessary with the help of neat</li> </ul>	sketches.
1.	a)	Simplify the Boolean equation using Boolean algebra $F(A, B, C) = (A+B) \left[ \overline{\overline{A} (\overline{B} + \overline{C})} \right] + \overline{A} \overline{B} + \overline{A} \overline{C}.$	6
	b)	Simplify the following expression using k-map and realize the minimum logic gates $F(A, B, C, D) = \Sigma m (0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$	expression using 7
2.	a)	Realize all logic gates using NAND gates.	7
	b)	State and prove De Morgan's theorems.	6
3.	a)	Design a code converter which will convert 4 bit binary number applied a equivalent gray code.	at the input into 7
	b)	Implement the following function using 8:1 multiplexer. $F(A, B, C, D) = \Sigma m$ (0, 1, 2, 3, 11, 12, 14, 15)	7
		OR	
4.	a)	Design a 2 bit digital comparator circuit using gates. States its application	as. 7
	b)	How will you implement full subtractor using two half subtractor and one Explain?	e OR gate. 7
5.	a)	Draw and explain the working of J K flip flop. What is race around condi	tion? Explain. <b>7</b>
	b)	Convert : i) T flip flop to S – R flip flop.	3
		ii) S R flip flop to J K flip flop.	3
		OR	

TKN/KS/16/7327

6.	a)	<ul><li>Write notes on:</li><li>i) Excitation table for flip flop.</li></ul>	3		
		<ul><li>ii) Use of preset and clear terminals of flip flop.</li></ul>	3		
	b)	Draw and explain how a latch can be used as 1 bit memory cell.	4		
	c)	Describe the difference between edge triggered and level triggered flip flop.	3		
7.	a)	Draw and explain 4 bit serial input and parallel output (SIPO) shift register.	7		
	b)	Explain the working of Twisted Ring counter with suitable block diagram.	6		
OR					
8.	a)	Draw and explain 4 bit ripple counter with waveforms.	6		
	b)	Design a synchronous counter for the following sequence $4 \rightarrow 6 \rightarrow 7 \rightarrow 3 \rightarrow 1 \rightarrow 4$ Avoid lockout condition. Use J K flip flop for design.	7		
9.	a)	Explain the classification of memories with their characteristics.	5		
	b)	Draw and explain the architecture of 8085 microprocessor.	8		
OR					
10.	a)	Write a short note on programmable logic devices.	6		
	b)	Give the format of Flag register in 8085. Explain each flag.	7		
11.	a)	Draw and explain interrupt structure of 8085 microprocessor.	6		
	b)	Write a program to find larger number out of two given number. The numbers are available in D and C. Store the result in "L" register.	8		
OR					
12.	a)	Draw the timing diagram for the CALL 3000H instruction.	7		

 b) Write a program to add two 16 bit data present in memory from location 2010 H and place 7 the result starting at 2014 H.

\*\*\*\*\*\*